Skip to content
Free updates Login
SSCRailwayUPSC & State PSC

Semiconductor Design in India: DLI Scheme Progress and 2030 Goal

12 April 20251 min read
SCIENCE & TECHNOLOGYSemiconductorDesign in India: DLIScheme Progressand 2030 Goal12 April 2025safalsetu.com

Why in the news

Officials described how the Design-Linked Incentive scheme is building home-grown chip design capability.

Key facts

  • Designs: 25 chipsets aimed at risk-prone areas such as surveillance cameras and WiFi access points.
  • Projects: 13 active, several showing notable progress.
  • Fabs: the chips can be made in upcoming Indian fabs.
  • Students: 20 student-designed chips will be taped out at SemiConductor Laboratory, Mohali.

Significance

  • Domestic IP adds cybersecurity and can shift India from services to products.
  • Indian engineers can handle the complete chip design cycle, opening room for startups.

Exam angle

  • Scheme: DLI.
  • Nodal agency: CDAC, Bengaluru.

Test yourself

1. Which agency is the nodal agency for the Design-Linked Incentive scheme per the notes?

CDAC, Bengaluru, is named as the nodal agency.

2. How many chip design engineers is the initiative expected to nurture over the next 10 years?

The notes state 85,000 chip design engineers in 10 years.

3. Student-designed chips are due to be taped out at which facility?

The notes say 20 student chips will be taped at SemiConductor Laboratory, Mohali.

This topic is part of Daily Current Affairs 12 April 2025 (27 topics).

All topics of the dayDay quizApril 2025

Read more